Interesting. New CPUID and the largest microcode to date, 115KB. The largest one before that was 98KB. Thank you west! Also:AMD cpu00830F10_ver0830101C_2019-05-08_8DC96EF2 AMD cpu00830F00_ver08300027_2019-04-01_C9356B2E MCE requires an updated for the new AMD CPUID. For script users, replace line
1
elif cpu_id[2:4] in ['80','81','82','87'] : mc_len = 0xC80
with
1
elif cpu_id[2:4] in ['80','81','82','83','87'] : mc_len = 0xC80
amd.rar (3.05 KB)
westlake:
cpu606E1
It’s new microcode for old Intel Puma 7 SoC https://www.intel.com/content/dam/www/pu…ce_05132019.pdf
Hello guys how can see all cpu microcodes on BROADWELL-E on X99 CHIPSET 2011 V3?thanks
@panosxidis
╔─────┬─────┬─────┬─────┬─────╗ ║ CPUID │ PLATFORM │ VERSION │ YYYYMMDD │ SIZE ║ ╟─────┬─────┬─────┬─────┬─────╢ ║ 000406F1 │ 000000EF │ 0B000037 │ 20190514 │ 00007800 ║ ╟─────┬─────┬─────┬─────┬─────╢ ║ 000406F1 │ 000000EF │ 0B000036 │ 20190302 │ 00007800 ║ ╟─────┬─────┬─────┬─────┬─────╢ ║ 000406F1 │ 000000EF │ 0B000033 │ 20181022 │ 00007400 ║ ╟─────┬─────┬─────┬─────┬─────╢ ║ 000406F1 │ 000000EF │ 0B000031 │ 20180905 │ 00007000 ║ ╟─────┬─────┬─────┬─────┬─────╢ ║ 000406F1 │ 000000EF │ 0B000030 │ 20180717 │ 00007000 ║ ╟─────┬─────┬─────┬─────┬─────╢ ║ 000406F1 │ 000000EF │ 0B00002E │ 20180419 │ 00007000 ║ ╟─────┬─────┬─────┬─────┬─────╢ ║ 000406F1 │ 000000EF │ 0B00002C │ 20180321 │ 00006C00 ║ ╟─────┬─────┬─────┬─────┬─────╢ ║ 000406F1 │ 000000EF │ 0B00002A │ 20180119 │ 00006C00 ║ ╟─────┬─────┬─────┬─────┬─────╢ ║ 000406F1 │ 000000EF │ 0B000025 │ 20171118 │ 00006C00 ║ ╟─────┬─────┬─────┬─────┬─────╢ ║ 000406F1 │ 000000EF │ 0B000022 │ 20170621 │ 00006800 ║ ╟─────┬─────┬─────┬─────┬─────╢ ║ 000406F1 │ 000000EF │ 0B000021 │ 20170301 │ 00006800 ║ ╟─────┬─────┬─────┬─────┬─────╢ ║ 000406F1 │ 000000EF │ 0B000020 │ 20170202 │ 00006800 ║ ╟─────┬─────┬─────┬─────┬─────╢ ║ 000406F1 │ 000000EF │ 0B00001F │ 20161007 │ 00006400 ║ ╟─────┬─────┬─────┬─────┬─────╢ ║ 000406F1 │ 000000EF │ 0B00001E │ 20160824 │ 00006400 ║ ╟─────┬─────┬─────┬─────┬─────╢ ║ 000406F1 │ 000000EF │ 0B00001D │ 20160606 │ 00006400 ║ ╟─────┬─────┬─────┬─────┬─────╢ ║ 000406F1 │ 000000EF │ 0B00001C │ 20160520 │ 00006400 ║ ╟─────┬─────┬─────┬─────┬─────╢ ║ 000406F1 │ 000000EF │ 0B00001B │ 20160505 │ 00006000 ║ ╟─────┬─────┬─────┬─────┬─────╢ ║ 000406F1 │ 000000EF │ 0B00001A │ 20160421 │ 00006000 ║ ╟─────┬─────┬─────┬─────┬─────╢ ║ 000406F1 │ 000000EF │ 0B000019 │ 20160317 │ 00006000 ║ ╟─────┬─────┬─────┬─────┬─────╢ ║ 000406F1 │ 000000EB │ 0B000017 │ 20160309 │ 00005C00 ║ ╟─────┬─────┬─────┬─────┬─────╢ ║ 000406F1 │ 000000EF │ 0B000014 │ 20160129 │ 00005800 ║ ╟─────┬─────┬─────┬─────┬─────╢ ║ 000406F1 │ 000000EF │ 0B000011 │ 20151210 │ 00005000 ║ ╟─────┬─────┬─────┬─────┬─────╢ ║ 000406F1 │ 000000EF │ 0B000010 │ 20151203 │ 00005000 ║ ╟─────┬─────┬─────┬─────┬─────╢ ║ 000406F1 │ 000000EF │ 0B00000F │ 20151112 │ 00004C00 ║ ╟─────┬─────┬─────┬─────┬─────╢ ║ 000406F1 │ 000000EF │ 0B00000E │ 20151030 │ 00004C00 ║ ╟─────┬─────┬─────┬─────┬─────╢ ║ 000406F1 │ 000000EF │ 0B00000B │ 20150911 │ 00004C00 ║ ╚─────┴─────┴─────┴─────┴─────╝
@DeathBringer yes i know this!!!but how download all this microcodes?
Ah, that’s cool. Finally. I had tried multiple times to find even 1 microcode for these Intel Puma systems online but struck out each time. Thx for the tip.
From the Engineering dump, yes I saw. Thank you Lost regardless.
I always forget when I see, and assume you’ll find, I should have known you’d catch that one
No, don’t assume. It’s better for everyone to report stuff when they see them so that nothing is lost. A single person can miss something, make a mistake etc. A whole community mitigates that at some extend. So thank you for the report regardless.
I do try, but often forget while doing something else, but I will try to make better effort to do it every time now
That is Icelake SP microcode Look like Intel will launch LGA 4189 Base Icelake SP and also Icelake X soon. The CPU will be next Core X series after Cascadelake X release on October, 2019. The Whitley Platform support 8 CH DDR4 3200MT/s PCIe 4.0 nextgen Optane and Full AVX512 Base on Sunny Cove Microarchitect and SHA NI from Ryzen. First Icelake SP scheduled to release Q1 2020.
biozzz
August 4, 2019, 1:24am
258
New microcodes ! cpu50654_platB7_ver02000060_2019-06-03_PRD_CFAE8439.bin cpu50657_platBF_ver05000029_2019-06-14_PRD_5EA7E441.bin
MC.zip (81.4 KB)
Intel cpu806EC_plat94_ver000000C0_2019-06-27_PRD_93D25F2D Intel cpuA0660_plat80_ver000000B4_2019-06-17_PRD_AE13DC4B
mc.rar (185 KB)
AMD cpu00830F10_ver0830101A_2019-04-15_89E160A7
!New_cpu00830F10_ver0830101A_2019-04-15_89E160A7.zip (2.29 KB)